

SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER	
BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

PCH Strapping Huron River Schematic Checklist Rev.0\_7

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping Huron River Schematic Checklist Rev.0\_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 0D8_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx


SMBus ADDRESSES


I2 C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK


Note:  
Lane reversal does not apply to  
FDI sideband signals.

**NOTE.**  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

**NOTE:**  
Select a Fast FET similar to 2N7002E whose rise/  
fall time is less than 6 ns. If HPD on eDP interface is  
disabled, connect it to CPU VCCIO via a 10-k $\Omega$  pull-Up  
resistor on the motherboard.









Title		
Size	Document Number	Rev
Date:	Sheet	



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS\_PX\_Muxless



Title		
Size	Document Number	Rev
Date:	Sheet	

**53A**



CPU1F

## POWER

6 OF 9

**SANDY**

## PEG AND DDR

**CORE SUPPLY**


SVIID

## SENSE LINES

**SANDY**



1D05V\_VTT



1D05V\_VTT




R801  
100R2F-L1-GP-U

R802  
100R2F-L1-GP-U



Title		
Size	Document Number	Rev
Date:	Sheet	




R906,R907 close to CPU











www.aitech.ru

**SSID = MEMORY**




**Layout Note:**  
Place these Caps near  
SO-DIMMB.



DM2  
DDR3-204P-126-GP  
**62.10024.D41**



2nd = 62.10017.R91  
3rd = 62.10017.V61  
4th = 62.10017.X51

Title		
Size	Document Number	Rev
Date:	Sheet	



**L\_DDC\_DATA(PAGE17):**  
This signal is on the LVDS interface.  
This signal needs to be left NC if eDP is  
used for the local flat panel display


Impedance: 90 ohm



Digital Display Interface

Cougar Point

CRT



Close to PCH side


Impedance: 100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA

Title		
Size	Document Number	Rev
Date:	Sheet	





SSID = PCH



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
		SPI(Default)



USB Ext. port 1 (HS)  
External debug port use on Huron river platform

USB\_PNO 66

USB Table


Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGE
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

### USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used


Title		
Size	Document Number	Rev
Date:	Sheet	










SSID = PCH



Title		
Size	Document Number	Rev
Date:	Sheet	



Note:  
For PCH debug with XDP, need to NO STUFF R2218



27 EC\_SCI# <<<

56 SATA\_ODD\_PRSENT# >>>

92.93 DGPU\_PWROK >>>

Do Not Stuff TP2202

Do Not Stuff TP2203

21 PSW\_CLR# <<<

G2201  
Do Not Stuff

27 PCH\_TEMP\_ALERT# <<<

Do Not Stuff TP2210

Do Not Stuff TP2206

Do Not Stuff TP2208

Do Not Stuff TP2207

Do Not Stuff TP2209




Cougar Point

GPIO

CPU/MISC

NCTF

6 OF 10



TS Signal Disable Guideline:  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
should not float on the motherboard. They should  
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


Integrated Clock Enable functionality is achieved  
via soft-strap. The default is integrated clock  
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.  
Integrated Clock Enable functionality is achieved  
via soft-strap. The default is integrated clock  
enable.




PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)





Title		
Size	Document Number	Rev
Date:	Sheet	


	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY





VRAM Frequency  
Pull high: 800MHZ  
Pull low :900MHZ





**SSID = PCH**



Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:	Sheet	






ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9




Title		
Size	Document Number	Rev
Date:	Sheet	






CLOSE TO PIN39 and 46

-1 PVDD timing 需要比 AVDD晚, 使用PW 74.00545.079 去開  
vensor suggest , 需要導入嗎




Title		
Size	Document Number	Rev
Date:	Sheet	





Title		
Size	Document Number	Rev
Date	Sheet	

Title		
Size	Document Number	Rev
Date:	Sheet	


# Power Sequence



## ANNIE Run Power






Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:	Sheet	

DCIN1  
ACES-CON5-14-GP  
**20.F1701.005**  
2nd = 20.F1763.005




Title		
Size	Document Number	Rev
Date: Sheet		




Title		
Size	Document Number	Rev
Date:		Sheet



AD+ total power	R1	R2	AD+ total power		
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			



Title		
Size	Document Number	Rev
Date:	Sheet	




I<sub>omax</sub>=6A  
OCP>9A


TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
SKIPSEL	400kHz	500kHz





SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto skip	Auto skip	PWM only

-1 EE modiyf PR4115 to 33K2 for SIV  
Close to VFB Pin (pin2)




File		
Size	Document Number	Rev
Date		Sheet





www.aitech1.ru


20100804  
79.47719.2BL  
Pana 470u, 2V  
ESR=6mΩ, ripple=3.5A





Title		
Size	Document Number	Rev
Date	Sheet	






# TPS51218D for 1D05V



DY



2nd source 還未導入 74.08237.073



Freq=360KHz

20100728  
Id=12.9A  
Qg=9.8~15nC  
Rdson=10.3~12.4mohm

PU4502  
84.15N03.037  
2nd = 84.08065.037

Mag. 0.56uH 10\*10\*4  
DCR=1.6~1.8mohm  
Idc=25A, Isat=40A


Iomax=14A  
OCP>21A

20100906  
PL4501  
IND-D56UH-27-GP  
68.R5610.10P  
2nd = 68.R5610.10P


PTC4502  
Do Not Stuff  
2nd = 77.C3371.051  
PTC4503  
SE330U2VDM-L-GP  
79.33719.L01  
2nd = 77.C3371.051

20100728


Id=19.4A  
Qg=16.8~25.5nC  
Rdson=4.9~6.1mohm



20100728  
Vout=0.704\*(1+R1/R2)




```
SSID = PWR.Plane.Regulator_1p5v0p75v
```




**DY**

20100805

## RT8207L for 1D5V



20100906




Mag. 1.0uH 10\*10\*4 Iomax=12A  
DCR=2.9~3.3mohm OCP>20A  
Idc=18A, Isat=36A

I<sub>omax</sub>=12A  
OCP>20A




SE390U2D5M-7GP  
79.3971V.30L  
2nd = 79.3971V.6AL  
Matsuki cap 390uF  
2.5V, ESR=10mohm

Matsuki cap 39  
2.5V, ESR=10mΩ

$$V_{out} = 0.75 * (1 + R1/R2)$$


Close to pin23




Close to pin23


20100728

Close to output cap pin1, not inside of the output cap 2nd source 還未導入 74.51116.073

**+0.75VS**  
**I<sub>omax</sub>: 1.2A**




DY




**Close to PIN9**

SB R4608 chekc 修改31K6R  
Vout 需再1.55V 以上

Vout 需再1.55V 以上



20100728



**Close to PIN9**


20100728

Title		
Size	Document Number	Rev
Date:	Sheet	



SSID = PWR.Plane.Regulator\_1p8v


RT9025 for 1D8V\_S0



Title		
Size	Document Number	Rev
Date:		Sheet


# APL5916 for VCCSA

SB modify 2K2 for no run code




Title		
Size	Document Number	Rev
Date:	Sheet	


## LVDS CONNECTOR



## INVERTER POWER





## Camera Power




**SSID = VIDEO**

## LCD POWER for ANNIE



For EMI request  
Close to LVDS connector





Title		
Size	Document Number	Rev
Date:	Sheet	



## HDMI CONN

HDMI DISCRETE/ UMA Co-lay





## ODD Connector




SB

SATA Zero Power ODD

ODD1  
SKT-SATA7P-6P-90-GP  
22.10300.C11

www.aitech1.ru

SB modify part number



0707 Modify:  
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.





Title		
Size	Document Number	Rev
Date:	Sheet	

# GIGA Lan Transformer





LAN MDI Off-Page


XF5901  
XFORM-12P-36-GP  
68.HD081.30B  
Change:68.68160.30B  
2nd = 68.HD081.30B



## SB modiyf Pin9 Pin10 SWAP






## SB modify For EMI



Title	Document Number	Rev
Date:	Sheet	








Title		
Size	Document Number	Rev
Date:		Sheet




Bluetooth Module conn.

*ANNIE Bluetooth Module*




Title		
Size	Document Number	Rev
Date:		Sheet


# Mini Card Connector(802.11a/b/g/n)



SB modify for SIV



RF suggestion






Title		
Size	Document Number	Rev
Date		Sheet


# Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN




## RF suggestion




Title		
Size	Document Number	Rev
Date:		Sheet


## Power button LED






## Power STDBY\_LED





## Battery LED2(DC\_BATFULL)




## Battery LED1(CHARGE)



## SATA HDD LED




## WLAN\_LED



for factory test


## 3G LED



for factory test

Title		
Size	Document Number	Rev
Date:	Sheet	

\_\_\_\_\_





26


K/B

1


***SB to -1 modify Part number***




5V\_S0



TPAD1  
ACES-CON6-13-GP  
**20.K0320.006**  
~~2nd = 20.K0382.006~~




Title		
Size	Document Number	Rev
Date:		Sheet



Title		
Size	Document Number	Rev
Date:		Sheet

www.aitech1.ru





Title		
Size	Document Number	Rev
Date:	Sheet	




# SD/XD/MS Card Reader

32 SD-DATA3\_19  
32 SD\_CMD\_16  
32 SD-CLK\_9  
32 SD\_DATA0\_4  
32 SD-DAT1\_3  
32 SD-DATA1\_21  
32 SD-WP\_2  
31,32 SD\_CD/XD\_WE#  
  
32 MS\_BS\_7  
32 MS-DATA1\_8  
32 MS\_DATA0\_10  
32 MS-DATA2\_12  
32 MS\_INS#\_14  
32 MS-DATA3\_15  
32 MS-SCLK\_17  
  
32 XD\_CD#\_39  
32 XD-R/-B\_38  
32 XD\_RE#\_37  
32 XD\_CE#\_36  
32 XD\_CLE\_35  
32 XD\_ALE\_34  
32 SD\_CD/XD\_WE#\_1\_33\_43  
32 XD\_WP\_32  
  
32 XD\_D0\_30  
32 XD\_D1\_29  
32 XD\_D2\_28  
32 XD\_D3\_27  
32 XD\_D4\_26  
32 XD\_D5\_25  
32 XD\_D6\_24  
32 XD\_D7\_23



Title		
Size	Document Number	Rev
Date	Sheet	



PWRCN1  
ACES-CON10-20-GP  
**20.K0422.010**  
2nd = 20.K0382.010

R8105  
Do Not Stuff

AUD\_AGND

1D5V\_S3

29 EXT\_MIC\_JD#  
29 MIC\_IN\_R  
29 MIC\_IN\_L

19,31,65,66 PCIE\_WAKE# <<<  
18 USB30\_SMI# <<<

29 COMBO\_MIC <<<  
29 AUD\_HP1\_JACK\_R2 <<<  
29 AUD\_HP1\_JD# <<<  
29 AUD\_HP1\_JACK\_L2 <<<

18 USB\_PN8 <<<  
18 USB\_PP8 <<<

27,61 USB\_PWR\_EN# >>>

5,18,27,31,36,65,66,71,97 PLT\_RST >>>


3D3V\_S5

20 USB3\_PEGB\_CLKREQ# <<<

5V\_S5

USBCN1  
ACES-CON26-11-GP  
**20.K0315.026**  
2nd = 20.K0370.026

USBCN2  
ACES-CON10-18-GP  
**20.K0315.010**  
2nd = 20.K0392.010




RF\_CN1  
ACES-CON2-11-GP  
**20.F0772.002**

**BAE40**


27 Wireless\_SW <<<

Title		
Size	Document Number	Rev
Date:		Sheet

www.aitech1.ru




VG1G	IFPB	7 OF 16
		IFPA_TXD0# IFPA_TXD0
		IFPA_TXD1# IFPA_TXD1
9	IFPB_PLLVDD	IFPA_TXD2# IFPA_TXD2
1	IFPB_RSET	IFPA_TXD3# IFPA_TXD3
		IFPA_TXC# IFPA_TXC
		IFPB_TXD4# IFPB_TXD4
9	IFPA_IQVDD	IFPB_TXD5# IFPB_TXD5
0	IFPB_IQVDD	IFPB_TXD6# IFPB_TXD6
		IFPB_TXD7# IFPB_TXD7
		IFPB_TXC# IFPB_TXC
		GPI00
Do Not Stuff		



*Under GPU.*




***SB modify connector to IFPC\_IOVDD\_PWR***




SA R8412, R8413 change DY  
SB R8412, R8413 change delete

1.05V +/- 3%  
285mA  
(See NV DG) 220ohm@100MHz ESR=0.05



3.3V +/- 5%  
440mA (220mA each, max 2 links)  
(See NV DG) 300ohm@100MHz ESR=0.25



Title		
Size	Document Number	Rev
Date:	Sheet	




FBCLK Termination place on VRAM side



FBCLK Termination place on VRAM side

Rev	Doc Number	Date
1.0	1.0	1.0




The schematic shows a Raspberry Pi 4B connected to a DS90LV08CQML-QML. The Pi's GPIO pins are connected to the DS90LV08CQML-QML via a USB-to-UART bridge. The DS90LV08CQML-QML is connected to a DS90LV08CQML-QML via a USB-to-UART bridge. The DS90LV08CQML-QML is connected to a DS90LV08CQML-QML via a USB-to-UART bridge.




	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0000 64*16*8 800MHZ	Samsung 1G 0011 128*16*8 800MHZ	Samsung 512 64*16*4 800MHZ	Samsung 2G 0111 128*16*8 800MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL






	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x00D1 (0001)	N11P-GS Fermi DEV ID: 0x00D0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL





File		
Date	Document Number	Rev
Date	Scale	



Title		
Size	Document Number	Rev
Date: Sheet		




VRAM SAMSUNG 1Gb VR.1GB0B.006  
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
 VRAM HYNIX 2Gb VR.2GB0G.001



Title		
Size	Document Number	Rev
Date	Sheet	










N12P GV			
P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 , P12	L	L	0.85V
P0 - HOT	L	H	1.00V
P0 - COLD	H	L	1.025V
	H	H	

N12P GV			
P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 , P12	L	L	0.85V
P0 - HOT	L	H	1.00V
P0 - COLD	H	L	1.025V
	H	H	

$$V_{out} = 0.75V * (R1 + R2) / R2$$

Title		
Size	Document Number	Rev
Date:	Sheet	


## +3VS to 3.3V\_DELAY Transfer




## 1D5V\_VGA\_S0

SB modify to 84.03006.A37


## 1.05V to 1.05V\_VGA\_S0 Transfer



## +3VS to 1.8V Transfer










## -1 co-layout SLG55221








1D8V\_S0\_NV = IFPA\_IOVDD & IFPB\_IOVDD, it should be the latest ramp up rail.


Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet




Title		
Size	Document Number	Rev
Date:	Sheet	









SB to -1 BOM add SPR2


-2 delete SPR5





Change:34.40V16.001






CPU




VGA



3G Sku



Check test point




Test Point放在Dimm Door打開可量測處

www.aitech1.ru

Title		
Size	Document Number	Rev
Date:	Sheet	






# Intel-Power Up Sequence


(AC mode)


red word: KBC GPIO



(DC mode)

red word: KBC GPIO





### Power Shape


Regulator

LDO


Switch

Title		
Size	Document Number	Rev
Date:	Sheet	


### KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



Title		
Size	Document Number	Rev
Date:	Sheet	